OpenCores

1/1

About wishbone module by Unknown on May 31, 2004			Not available!
hi... can any body help me in giving me verilog code for 10/100 MBPS ehternet MAC reciever...i need it urgent coz i have to work on my project....i need whole code with all modules in workin position...plz reply me soon as u can...thanks alot for that... bye ----- Original Message ----- From: <A HREF="mailto:lin.jiajun@m...">lin.jiajun@m...</A> To: <A HREF="mailto:ethmac@o...">ethmac@o...</A> Date: Fri, 21 Dec 2001 04:18:47 +0100 Subject: [ethmac] About wishbone module [q] "This 10/100 Mbps Ethernet MAC was implemented in Virtex XCV300-4-[/q] [q] PQ240 FPGA, which is included in XSV board." But I can't find out the generic_tpram generic synchronous two-port RAM in the virtex library. Who can help me?Thanks very much! Regards! jiajun lin [/q] hi... can any body help me in giving me verilog code for 10/100 MBPS ehternet MAC reciever...i need it urgent coz i have to work on my project....i need whole code with all modules in workin position...plz reply me soon as u can...thanks alot for that... bye ----- Original Message ----- From: lin.jiajun@m... To: ethmac@o... Date: Fri, 21 Dec 2001 04:18:47 +0100 Subject: [ethmac] About wishbone module "This 10/100 Mbps Ethernet MAC was implemented in Virtex XCV300-4- PQ240 FPGA, which is included in XSV board." But I can't find out the generic_tpram generic synchronous two-port RAM in the virtex library. Who can help me?Thanks very much! Regards! jiajun lin

1/1

Browse